In the x86 architecture, the CPUID instruction (identified by a CPUID opcode) is a processor supplementary instruction (its name derived from "CPU Identification")...
237 KB (13,489 words) - 16:18, 24 June 2025
CPU-World, CPUID for Intel Xeon 3.40 GHz – Nocona stepping D CPUID without CMPXCHG16B CPU-World, CPUID for Intel Xeon 3.60 GHz – Nocona stepping E CPUID with...
265 KB (15,000 words) - 22:03, 26 July 2025
shrink of Intel's Core microarchitecture. Support is indicated via the CPUID.01H:ECX.SSE41[Bit 19] flag. SSE4.2 added STTNI (String and Text New Instructions)...
23 KB (1,583 words) - 12:40, 4 July 2025
the Family 0Fh processors. 10h and 0Fh refer to the main result of the CPUID x86 processor instruction. In hexadecimal numbering, 0F(h) (where the h...
11 KB (1,142 words) - 01:48, 18 November 2024
revision and RAM clock rate. It also provides information on the system's GPU. CPUID HWMonitor Benchmark (computing) GPU-Z Speccy "CPU-Z 2.15". 17 March 2025...
2 KB (122 words) - 00:18, 29 June 2025
as CPUID family 6 model 22. In Intel's Tick-Tock cycle, the 2007/2008 "Tick" was the shrink of the Core microarchitecture to 45 nanometers as CPUID model...
57 KB (3,500 words) - 01:59, 17 May 2025
Alder Lake (section CPUID incoherence)
P-cores and E-cores on early versions of Alder Lake CPUs reported different CPUID models. This has caused issues with digital rights management systems that...
58 KB (2,781 words) - 12:44, 25 July 2025
documentation from Intel, "although this processor has a CPUID of 163xh, it uses a Pentium II processor CPUID 065xh processor core." The 0.25 μm Tonga core was...
24 KB (2,586 words) - 00:42, 20 July 2025
micro-operation cache hit or miss Supervisor Mode Execution Prevention CPUID Faulting support The built-in GPU has 6 or 16 execution units (EUs), compared...
65 KB (2,672 words) - 19:39, 9 June 2025
by setting the motherboard clock multiplier to 2. Package number: 26050 CPUID: Family 5, Model 8, Stepping 0 L1-Cache: 32 + 32 KiB (Data + Instructions)...
8 KB (875 words) - 03:37, 8 June 2025
memory and bus interface. The product code for Lynnfield is 80605, its CPUID value identifies it as family 6, model 30 (0106Ex). Lynnfield is related...
5 KB (240 words) - 09:10, 28 December 2023
information Marketed by Intel Designed by Intel Common manufacturers Intel TSMC CPUID code unknown Product code unknown Architecture and classification Application...
5 KB (209 words) - 00:44, 3 July 2025
instruction set consists of several separate sets each having their own unique CPUID feature bit. However, they are typically grouped by the processor generation...
85 KB (4,667 words) - 21:58, 16 July 2025
Physical Address Extension (PAE) but do not show the PAE support flag in their CPUID information; this causes some operating systems (primarily Linux distributions)...
16 KB (1,759 words) - 08:29, 1 June 2025
copying, logical operations, program control, and special instructions (e.g., CPUID). In addition to the opcode, many instructions specify the data (known as...
17 KB (1,169 words) - 22:24, 15 July 2025
"Tick" was the shrink of the Core microarchitecture to 45 nanometers as CPUID model 23. In Core 2 processors, it is used with the code names Penryn (Socket...
19 KB (547 words) - 01:32, 18 May 2024
queried by the CPUID command. As noted in the Pentium II Processor update documentation from Intel, "although this processor has a CPUID of 163xh, it uses...
13 KB (1,551 words) - 14:23, 15 June 2025
processor microarchitecture. This is a separate extension using its own CPUID flag and is described on its own page and not below. Intel Haswell processors...
51 KB (4,089 words) - 23:38, 15 May 2025
four cores report the same CPUID model 0206A7h and are closely related. The stepping number cannot be seen from the CPUID but only from the PCI configuration...
61 KB (2,688 words) - 19:44, 9 June 2025
otherwise used for processors with QPI but no DMI or PCI Express links. The CPUID code of both Lynnfield and Jasper forest is 106Ex, i.e., family 6, model...
116 KB (7,807 words) - 03:16, 22 July 2025
only publicly documented by Intel with the release of the Pentium Pro. The CPUID instruction can be used to identify the availability of PSE on x86 CPUs...
4 KB (584 words) - 13:21, 26 December 2023
instruction rdseed are available with Intel Broadwell CPUs and AMD Zen CPUs. The CPUID instruction can be used on both AMD and Intel CPUs to check whether the...
26 KB (2,638 words) - 21:55, 9 July 2025
processor is earlier than the 486. Starting with the Intel Pentium, the CPUID instruction reports the processor model. However, the above method remains...
9 KB (805 words) - 01:16, 14 April 2025
Photo of CPUID for Transmeta Crusoe TM5800 800 MHz on Fujitsu P2040...
16 KB (1,669 words) - 19:08, 21 June 2025
groups of instructions. x86 calling conventions x86 instruction listings CPUID 680x0, a competing architecture in the 16-bit and early 32-bit eras PowerPC...
105 KB (10,906 words) - 21:35, 26 July 2025
to access current and future "model-specific registers", as well as the CPUID instruction to determine which features are present on a particular model...
5 KB (502 words) - 22:15, 12 February 2025
have a smaller L2 cache. Conroe-L has only one processor core and a new CPUID model. The mobile version of Conroe is Merom, the dual-socket server version...
17 KB (1,787 words) - 14:42, 20 February 2025
India IBC Root Beer Indirect Branch Control, information returned by the CPUID instruction for the Intel Pentium and successors Inflammatory breast cancer...
2 KB (291 words) - 19:47, 29 December 2023
microarchitecture, the shrink of the Core microarchitecture to 45 nanometers as CPUID model 23, replacing Kentsfield, the previous model. Like its predecessor...
8 KB (670 words) - 01:18, 28 July 2025
20, 2022) Marketed by Intel Designed by Intel Common manufacturer Intel CPUID code B0671 Product code 80715 Performance Max. CPU clock rate Up to 6.2...
81 KB (3,392 words) - 23:18, 21 July 2025