Extended MMX refers to one of two possible extensions to the MMX instruction set for x86. Included in Intel's Streaming SIMD Extensions were a number of...
2 KB (249 words) - 21:26, 22 February 2025
multimedia products, including videophones and 3-D video games." MMX has subsequently been extended by several programs by Intel and others: 3DNow!, Streaming...
15 KB (1,452 words) - 07:01, 28 January 2025
64 KB (Data + Instructions) L2 cache: 64 KB, full speed MMX, Extended MMX, 3DNow!, Extended 3DNow! Socket A (EV6) Front-side bus: 100 MHz (200 MT/s)...
11 KB (1,219 words) - 17:04, 25 May 2025
Pentium (original) (redirect from Pentium MMX)
October 1996, the Pentium MMX was introduced, complementing the same basic microarchitecture of the original Pentium with the MMX instruction set, larger...
40 KB (3,895 words) - 01:57, 29 June 2025
SSE2 (section Differences between MMX and SSE2)
SSE. SSE2 extends earlier SSE instruction set by adding 144 new instructions to the previous 70 instructions. SSE2 intends to fully replace MMX, a SIMD...
10 KB (1,334 words) - 17:31, 9 June 2025
models support: MMX, Extended MMX, SSE, 3DNow!, Enhanced 3DNow! All models support: MMX, SSE, Enhanced 3DNow! All models support: MMX, SSE, Enhanced 3DNow...
27 KB (443 words) - 13:03, 11 September 2023
X86 SIMD instruction listings (section MMX instructions added with MMX+/SSE/SSE2/SSSE3, and SSE2/AVX/AVX-512 extended variants thereof)
several times been extended with SIMD (Single instruction, multiple data) instruction set extensions. These extensions, starting from the MMX instruction set...
133 KB (5,673 words) - 18:37, 28 June 2025
CPUID (section EAX=7, ECX=0: Extended Features)
can use the CPUID to determine processor type and whether features such as MMX/SSE are implemented. Prior to the general availability of the CPUID instruction...
237 KB (13,489 words) - 16:18, 24 June 2025
separate L2-cache chip on a board inserted into a slot (A) and introduced extended MMX. The second generation returned to the traditional socket form factor...
11 KB (1,142 words) - 01:48, 18 November 2024
X86 (redirect from Accumulator eXtended)
because of an error.) MMX is a SIMD instruction set designed by Intel and introduced in 1997 for the Pentium MMX microprocessor. The MMX instruction set was...
105 KB (10,896 words) - 01:54, 19 June 2025
renamed "Enhanced 3DNow!" Additions included DSP instructions and the extended MMX subset of Intel SSE. Specifications L1-cache: 64 + 64 KB (data + instructions)...
49 KB (4,986 words) - 15:04, 13 June 2025
and graphics processing. Intel's first IA-32 SIMD effort was the MMX instruction set. MMX had two main problems: it re-used existing x87 floating-point registers...
14 KB (1,543 words) - 17:34, 9 June 2025
from Intel. Processors branded Pentium Processor with MMX Technology (and referred to as Pentium MMX for brevity) are also listed here. It was replaced by...
101 KB (3,933 words) - 19:46, 3 February 2025
K6-III+ had the "Enhanced 3DNow!"(Extended 3DNow! or 3DNow+) which added 5 new DSP instructions, but not the 19 new extended MMX instructions. The original K6-2...
13 KB (1,612 words) - 03:39, 8 June 2025
cache: 64 + 64 kB (data + instructions) L2 cache: 1024 kB, full speed MMX, Extended 3DNow!, SSE, SSE2, AMD64 Socket 940, 800 MHz HyperTransport (HT800)...
52 KB (5,384 words) - 02:03, 14 June 2025
All models support: MMX, SSE, Enhanced 3DNow! All models support: MMX, SSE, Enhanced 3DNow! All models support: MMX, Extended MMX, SSE, 3DNow!, Enhanced...
28 KB (861 words) - 14:45, 18 January 2025
All models support: MMX, Enhanced 3DNow! All models support: MMX, SSE, Enhanced 3DNow! All models support: MMX, Extended MMX, SSE, 3DNow!, Enhanced 3DNow...
6 KB (168 words) - 02:40, 14 August 2024
transistor count for post-Diamondville Atom microprocessors. All models support: MMX, SSE, SSE2, SSE3, SSSE3, Intel 64, XD bit (an NX bit implementation), Hyper-Threading...
86 KB (3,204 words) - 00:03, 22 June 2025
64 + 64 KiB (Data + Instructions) L2-Cache: 128/256 KiB, full speed MMX, Extended 3DNow!, SSE, SSE2, SSE3, AMD64, Cool'n'Quiet, NX bit Integrated 128-bit...
17 KB (1,354 words) - 14:22, 22 March 2025
instructions), per core L2 cache: 256, 512 KB full speed, per core MMX, Extended 3DNow!, SSE, SSE2, SSE3, AMD64, Cool'n'Quiet, NX Bit Socket 939, HyperTransport...
16 KB (1,536 words) - 09:39, 17 May 2025
All models support: MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AVX2, AVX-512, F16C, Enhanced Intel SpeedStep Technology (EIST), Intel 64, XD bit (an...
46 KB (638 words) - 23:34, 3 February 2025
3-, Core 5-, and Core 7- Core 9-, branded processors. All models support: MMX, SSE, SSE2, SSE3, SSSE3, Enhanced Intel SpeedStep Technology (EIST), Intel...
497 KB (14,119 words) - 13:19, 19 June 2025
Intel Pentium II. As an enhancement to the MMX instruction set, the 3DNow! instruction-set augmented the MMX SIMD registers to support common arithmetic...
17 KB (1,747 words) - 00:59, 3 June 2025
per core L2 cache: 512 KB on dual-core, 1 MB on tri- and quad-core models MMX, Enhanced 3DNow!, SSE, SSE2, SSE3, SSE4a, ABM, NX bit, AMD64, Cool'n'Quiet...
198 KB (11,673 words) - 04:23, 19 March 2025
consists of: MMX, SSE, SSE2, Enhanced 3DNow!, NX bit MMX, SSE, SSE2, Enhanced 3DNow!, NX bit MMX, SSE, SSE2, Enhanced 3DNow!, NX bit MMX, SSE, SSE2, Enhanced...
89 KB (3,528 words) - 21:59, 8 May 2024
DDR2-1066 MHz (AM2+), dual channel DDR3-1333 (AM3) with unganging option MMX, Extended 3DNow!, SSE, SSE2, SSE3, SSE4a, AMD64, Cool'n'Quiet, NX bit, AMD-V Socket...
8 KB (663 words) - 21:45, 19 January 2025
Family 5, Model 8, Stepping 0 L1-Cache: 32 + 32 KiB (Data + Instructions) MMX, 3DNow! 9.3 million transistors Super Socket 7 Front-side bus: 66, 100 MHz...
8 KB (875 words) - 03:37, 8 June 2025
Speed select Support up to two sockets 2 dies per socket All models support: MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AVX, AVX2, AVX-512, FMA3, MPX, Enhanced...
40 KB (212 words) - 19:40, 14 January 2025
support: MMX, SSE, SSE2 Transistors: 42 million Die size: 217 mm2 Steppings: B2, C1, D0, E0 Intel Family 15 Model 2 All models support: MMX, SSE, SSE2...
52 KB (1,159 words) - 18:29, 25 May 2025
Xeon respectively. The Pentium II line added the MMX instructions that were also present in the Pentium MMX. Versions of these processors for the laptop market...
41 KB (2,656 words) - 09:55, 8 March 2025