The IA-32 Execution Layer (IA-32 EL) is a software emulator in the form of a software driver that improves performance of 32-bit applications running on...
3 KB (247 words) - 06:08, 18 August 2022
contemporaneous x86 processors. In 2005, Intel developed the IA-32 Execution Layer (IA-32 EL), a software emulator that provides better performance. With...
29 KB (3,189 words) - 19:59, 27 April 2025
Corporation developed and implemented an IA-32 Execution Layer - a dynamic binary translator designed to support IA-32 applications on Itanium-based systems...
20 KB (2,175 words) - 13:34, 12 May 2025
identifiers for six system types, including IA-64 and DEC Alpha. However, PXE v2.1 only completely covered IA-32. Despite this apparent lack of completeness...
19 KB (2,709 words) - 13:09, 8 April 2025
wrote a software 32 to 64-bit translator dubbed the IA-32 Execution Layer. It allows real time translation of x86 32-bit instructions into IA-64 instructions...
51 KB (6,299 words) - 04:24, 5 May 2025
emulation circuitry, in favor of the more efficient software-based IA-32 Execution Layer.[2] On October 25, 2005, Intel announced that the first dual-core...
6 KB (689 words) - 15:14, 6 August 2024
Archived from the original on 28 April 2007. Retrieved 24 April 2007. "IA-32 implementation: Centaur WinChip 2". SandPile.org. Archived from the original...
15 KB (958 words) - 23:55, 4 May 2025
raise SEH exceptions manually. Each thread of execution in Windows IA-32 edition or the WoW64 emulation layer for the x86-64 version has a link to an undocumented...
10 KB (976 words) - 21:35, 20 November 2024
64-bit computing (section 32-bit vs 64-bit)
XP 64-Bit Edition for the Itanium's IA-64 architecture; it could run 32-bit applications through an execution layer.[citation needed] 2003 Apple releases...
59 KB (7,317 words) - 17:00, 11 May 2025
to run 16-bit code in IA-32 processors. Newer x86 CPUs with VT-x do support paged real mode and unrestricted guest mode execution. Free and open-source...
7 KB (738 words) - 14:26, 12 April 2025
Second Level Address Translation (redirect from Mode-based Execution Control)
"Intel 64 and IA-32 Architectures Developer's Manual, Vol. 3C" (PDF). Intel. Retrieved 13 December 2015. If the 'unrestricted guest' VM-execution control is...
17 KB (1,805 words) - 18:35, 6 March 2025
removed in 2019 and onward hardware in section 2.5 of its Intel® 64 and IA-32 Architectures Software Developer's Manual Volume 1. Intel MPX introduces...
13 KB (1,267 words) - 14:33, 18 December 2024
all IA-32 editions of the Windows NT family since 1993 with the release of Windows NT 3.1. It allows execution of 16-bit Windows and 16-bit / 32-bit DOS...
32 KB (3,255 words) - 10:59, 12 May 2025
OpenHarmony (category IA-32 operating systems)
designed with a layered architecture, consisting of four layers from the bottom to the top: the kernel layer, system service layer, framework layer, and application...
70 KB (5,759 words) - 02:03, 22 April 2025
Machine code (redirect from Native execution)
support of the PDP-11 instruction set; the IA-64 architecture, which includes optional support of the IA-32 instruction set; and the PowerPC 615 microprocessor...
34 KB (3,541 words) - 19:35, 3 April 2025
Simple DirectMedia Layer (SDL) is a cross-platform software development library designed to provide a hardware abstraction layer for computer multimedia...
33 KB (2,613 words) - 13:04, 17 April 2025
NetBSD (category IA-32 operating systems)
PCI card to work without modifications, whether it is in a PCI slot on an IA-32, Alpha, PowerPC, SPARC, or other architecture with a PCI bus. Also, a single...
128 KB (10,426 words) - 05:32, 11 May 2025
can use layered software such as EWD or CFMumps. GT.M is fully supported on the following platforms: AIX on IBM System p Linux on x86_64 and IA-32 (x86)...
14 KB (1,573 words) - 20:24, 24 April 2025
A2 (operating system) (category IA-32 operating systems)
access to the internal properties of objects in competing execution contexts. Above the kernel layer, A2 provides a flexible set of modules providing unified...
6 KB (510 words) - 21:50, 8 January 2025
run on IA-32, x64, DEC Alpha, MIPS architecture, PowerPC, Itanium, ARMv7, and ARM64 processors, but currently supported versions run on IA-32, x64, ARMv7...
69 KB (1,252 words) - 22:46, 14 April 2025
Windows NT 3.1 (category IA-32 operating systems)
referred to as a hybrid kernel. The hardware abstraction layer represents the lowermost layer and isolates the operating system from the underlying hardware...
54 KB (6,328 words) - 02:04, 10 May 2025
on the number of execution units of the machine. Transmeta addressed this issue by including a binary-to-binary software compiler layer (termed code morphing)...
24 KB (3,038 words) - 22:21, 26 January 2025
Wine (software) (redirect from Wine compatibility layer)
Wine is a free and open-source compatibility layer to allow application software and computer games developed for Microsoft Windows to run on Unix-like...
85 KB (7,768 words) - 04:00, 24 April 2025
(Power 32); 5.1+ (Power 32/64) FreeBSD 4.10 (x86-32); FreeBSD 6.1+ (x86-32) 11.00+ (PA-RISC 32, IA-64) (x86-32, x86-64, IA-64, PPC 64, zSeries 32/64) 2...
50 KB (3,774 words) - 19:51, 16 May 2025
Public License (GPL), version 2. Xen Project is currently available for the IA-32, x86-64 and ARM instruction sets. Xen Project runs in a more privileged...
42 KB (3,709 words) - 03:39, 17 May 2025
UEFI (section DXE – Driver Execution Environment)
environment, including network capability, GUI, multi language 32-bit (for example IA-32, ARM32) or 64-bit (for example x64, AArch64) pre-OS environment...
105 KB (10,692 words) - 18:00, 14 May 2025
microprocessors that implement the Intel Itanium architecture (formerly called IA-64). The Itanium architecture originated at Hewlett-Packard (HP), and was...
147 KB (13,258 words) - 08:16, 13 May 2025
Windows Vista (category IA-32 operating systems)
Microsoft. Most new features were prominently based on a new presentation layer codenamed Avalon, a new communications architecture codenamed Indigo, and...
173 KB (16,926 words) - 17:45, 13 May 2025
In processor design, microcode serves as an intermediary layer situated between the central processing unit (CPU) hardware and the programmer-visible...
73 KB (8,757 words) - 00:20, 2 May 2025