• Very long instruction word (VLIW) refers to instruction set architectures that are designed to exploit instruction-level parallelism (ILP). A VLIW processor...
    24 KB (3,038 words) - 22:21, 26 January 2025
  • Thumbnail for FR-V (microprocessor)
    FR-V (microprocessor) (category Very long instruction word computing)
    RISC-VLIW) is one of the very few processors ever able to process both a very long instruction word (VLIW) and vector processor instructions at the same time...
    9 KB (810 words) - 17:59, 12 May 2025
  • Cydrome (category Very long instruction word computing)
    performance in a new instruction set architecture, the Cydrome processors were based on a very long instruction word (VLIW) containing instructions from parallel...
    6 KB (610 words) - 12:21, 24 December 2024
  • ST200 family (category Very long instruction word computing)
    The ST200 is a family of very long instruction word (VLIW) processor cores based on technology jointly developed by Hewlett-Packard Laboratories and STMicroelectronics...
    4 KB (632 words) - 03:14, 26 November 2023
  • Thumbnail for Program counter
    different phases of multiple instructions simultaneously. The very long instruction word (VLIW) architecture, where a single instruction can achieve multiple...
    12 KB (1,382 words) - 23:43, 21 June 2025
  • Qualcomm Hexagon (category Very long instruction word computing)
    multithreading, privilege levels, very long instruction word (VLIW), single instruction, multiple data (SIMD), and instructions geared toward efficient signal...
    58 KB (3,100 words) - 15:25, 26 July 2025
  • Just-in-time compilation). Transmeta implemented the x86 instruction set atop very long instruction word (VLIW) processors in this fashion. An ISA may be classified...
    35 KB (4,329 words) - 19:12, 27 June 2025
  • Thumbnail for Machine code
    code monitor Object code P-code machine Reduced instruction set computer (RISC) Very long instruction word Teaching Machine Code: Micro-Professor MPF-I On...
    38 KB (3,880 words) - 10:47, 24 July 2025
  • Multiflow (category Very long instruction word computing)
    finding slow acceptance in general-purpose computing. The VLIW (for Very Long Instruction Word) design style was first proposed by Joseph A. (Josh) Fisher, a...
    16 KB (2,085 words) - 09:48, 29 July 2025
  • IA-64 (category Very long instruction word computing)
    instruction word contains multiple instructions encoded in one very long instruction word to facilitate the processor executing multiple instructions...
    30 KB (3,193 words) - 16:19, 17 July 2025
  • Thumbnail for Itanium
    Itanium (category Very long instruction word computing)
    the pioneers of very long instruction word (VLIW) computing. One VLIW instruction word can contain several independent instructions, which can be executed...
    147 KB (13,258 words) - 20:40, 1 July 2025
  • Minimal instruction set computer Reduced instruction set computer One-instruction set computer Zero instruction set computer Very long instruction word Microcode...
    16 KB (2,109 words) - 22:17, 28 June 2025
  • Complex instruction set computer (CISC) Reduced instruction set computer (RISC) Minimal instruction set computer (MISC) Very long instruction word (VLIW)...
    8 KB (879 words) - 17:44, 6 November 2024
  • Intel i860 (category Very long instruction word computing)
    instruction set for application programs. The i860 combined a number of features that were unique at the time, most notably its very long instruction...
    19 KB (2,119 words) - 18:54, 25 May 2025
  • MAJC (category Very long instruction word computing)
    Computing) was a Sun Microsystems multi-core, multithreaded, very long instruction word (VLIW) microprocessor design from the mid-to-late 1990s. Originally...
    9 KB (1,322 words) - 17:31, 17 March 2024
  • Thumbnail for Transmeta Crusoe
    Transmeta Crusoe (category Very long instruction word computing)
    instructions, termed atoms. The Code Morphing Software translates x86 instructions into native instructions. The native instructions are 32 bits long...
    17 KB (1,669 words) - 12:55, 3 August 2025
  • Apollo PRISM (category Very long instruction word computing)
    PRISM (Parallel Reduced Instruction Set Multiprocessor) was Apollo Computer's high-performance CPU used in their DN10000 series workstations. It was for...
    10 KB (1,175 words) - 19:10, 23 July 2025
  • technologies leads to emerging very long instruction word (VLIW) processors, where the compiler controls the schedule of instructions and handles data hazards...
    9 KB (917 words) - 02:42, 8 June 2025
  • Project Denver (category Very long instruction word computing)
    experience designing superscalar CPUs with out-of-order execution, very long instruction words (VLIW) and simultaneous multithreading (SMT). According to...
    14 KB (1,233 words) - 14:34, 21 March 2025
  • Fisher, Joseph A. (1984). "Measuring the Parallelism Available for Very Long Instruction Word Architectures". IEEE Transactions on Computers. 33 (11). (Percolation...
    10 KB (1,283 words) - 23:01, 5 July 2025
  • TeraScale (microarchitecture) (category Very long instruction word computing)
    support. The new unified shader functionality is based upon a very long instruction word (VLIW) architecture in which the core executes operations in parallel...
    42 KB (3,116 words) - 13:48, 8 June 2025
  • Thumbnail for Multiple instruction, multiple data
    taxonomy MapReduce NUMA SMP SPMD Superscalar Torus interconnect Very long instruction word Flynn, Michael J. (September 1972). "Some Computer Organizations...
    8 KB (969 words) - 13:12, 19 July 2025
  • January 9, 2012. GCN is a reduced instruction set SIMD microarchitecture contrasting the very long instruction word SIMD architecture of TeraScale. GCN...
    54 KB (4,473 words) - 19:03, 22 April 2025
  • Teraflops Research Chip (category Very long instruction word computing)
    4 GHz. A 96-bit very long instruction word (VLIW) encodes up to eight operations per cycle. The custom instruction set includes instructions to send and receive...
    11 KB (919 words) - 12:30, 23 May 2025
  • sequence of ordinary instructions (an approach still used in reduced instruction set computing (RISC) and very long instruction word (VLIW) architectures)...
    54 KB (6,608 words) - 01:03, 17 July 2025
  • Thumbnail for Reduced instruction set computer
    instruction set computer (RISC) chips. Explicitly parallel instruction computing No instruction set computing One-instruction set computer Very long instruction...
    62 KB (7,270 words) - 23:22, 6 July 2025
  • from a non-academic source. Described as specialising in VLIW (Very Long Instruction Word) technology, this having been licensed to Intel, Metaflow announced...
    6 KB (807 words) - 22:30, 3 September 2024
  • Jazz DSP (category Very long instruction word computing)
    a VLIW embedded digital signal processor architecture with a 2-stage instruction pipeline, and single-cycle execution units. The baseline DSP includes...
    1 KB (164 words) - 17:02, 27 June 2018
  • Super Harvard Architecture Single-Chip Computer (category Very long instruction word computing)
    32-bit word. In C, the characters are 32-bit as they are the smallest addressable words by standard. The word size is 48-bit for instructions, 32-bit...
    4 KB (587 words) - 04:03, 13 April 2025
  • Thumbnail for Transmeta Efficeon
    Transmeta Efficeon (category Very long instruction word computing)
    Software (CMS) to convert code written for x86 processors to the native instruction set of the chip. Like its predecessor, the Transmeta Crusoe (a 128-bit...
    5 KB (546 words) - 16:26, 3 August 2025