• The hyperSPARC, code-named "Pinnacle", is a microprocessor that implements the SPARC Version 8 instruction set architecture (ISA) developed by Ross Technology...
    4 KB (490 words) - 02:54, 14 May 2024
  • Thumbnail for SPARC
    25, 2018) Fujitsu SPARC Roadmap SPARC processor images and descriptions The Rough Guide to MBus Modules (SuperSPARC, hyperSPARC) SPARC Version 9, lecture...
    76 KB (6,257 words) - 22:08, 16 April 2025
  • Thumbnail for MBus (SPARC)
    Themis, DTK and Kamstrup. List of interface bit rates "HyperSPARC goes Hollywood; Pixar uses HyperSPARC microprocessors from Ross Technology to create final...
    3 KB (344 words) - 22:12, 16 April 2025
  • Launches First Hypersparc Systems" "Ross Technology Sells More Assets Off To Fujitsu" "hyperSPARC GOES HOLLYWOOD; PIXAR USES hyperSPARC MICROPROCESSORS...
    9 KB (1,172 words) - 10:04, 26 March 2025
  • 800 Colorado — Sun 150 MHz HyperSPARC HS11 Colorado II — Sun 125 MHz HyperSPARC HS21 Colorado III — Sun 150 MHz HyperSPARC SM151 Colossus — SunSwift SBus...
    62 KB (8,290 words) - 18:11, 13 October 2024
  • Thumbnail for SPARCstation 20
    SuperSPARC or hyperSPARC CPU. It is one of the last models in the SPARCstation family of Sun "pizza box" computers, which was superseded by the UltraSPARC...
    7 KB (747 words) - 18:52, 3 May 2025
  • Thumbnail for SPARCstation
    SPARCstation (redirect from SPARC-station)
    the 80 MHz Weitek POWER μP for the SPARCstation 2 or IPX, or the Ross hyperSPARC MBus modules rated at clock speeds up to 200 MHz. As mentioned above,...
    11 KB (709 words) - 18:04, 31 March 2025
  • Thumbnail for Meiko Scientific
    The CS-2 was an all-new modular architecture based around SuperSPARC or hyperSPARC processors and, optionally, Fujitsu μVP vector processors. These...
    15 KB (1,654 words) - 16:51, 23 April 2024
  • Thumbnail for SPARCstation 10
    or dual SPARC CPU modules, permitting expansion to up to four CPUs. Both SuperSPARC and hyperSPARC CPU modules were available. Single SuperSPARC modules...
    6 KB (822 words) - 21:53, 16 April 2025
  • Thumbnail for Sun4d
    SPARCstation 20 Model HS11 units, 87 with two 100 MHz hyperSPARC processors and 30 with four 100 MHz hyperSPARC processors, to render Toy Story. The SPARCcenter...
    7 KB (765 words) - 22:11, 16 April 2025
  • be expanded up to 256MB and a powerful front-end processor which is a hyperSPARC with a speed of 66/90/100 megahertz (MHz). Besides fluid dynamics, these...
    181 KB (21,356 words) - 05:10, 18 April 2025
  • server was changed to a twin hyperSparc 90 MHz computer donated by Hardware Canada Computing, which replaced a twin SuperSparc 50 MHz processor. The computer...
    83 KB (8,341 words) - 17:59, 5 May 2025
  • architecture SPARC Superscalar hyperSPARC 1993 Superscalar SuperSPARC 1992 Superscalar, in-order SPARC64 VI/VII/VII+ 2007 Superscalar, out-of-order UltraSPARC 1995...
    18 KB (160 words) - 05:51, 28 February 2025
  • Thumbnail for ServerWorks
    employed by Ross Technology, where he was the lead architect behind the hyperSPARC microprocessor. The company was largely funded through Vegesna's personal...
    14 KB (1,282 words) - 20:49, 27 July 2024
  • The SPARC T3 microprocessor (previously known as UltraSPARC T3, codenamed Rainbow Falls, and also known as UltraSPARC KT or Niagara-3 during development)...
    14 KB (1,144 words) - 22:10, 16 April 2025
  • Microsystems' UltraSPARC T2 microprocessor is a multithreading, multi-core CPU. It is a member of the SPARC family, and the successor to the UltraSPARC T1. The chip...
    10 KB (1,331 words) - 22:09, 16 April 2025
  • Thumbnail for UltraSPARC T1
    running on an UltraSPARC T1 server ran 13.5 times faster than on an AMD Opteron server. T1 is the first SPARC processor that supports the Hyper-Privileged execution...
    20 KB (2,691 words) - 22:09, 16 April 2025
  • multi-core processor provided a basis for later OpenSPARC implementations such as the UltraSPARC T1. Like other VLIW designs, notably Intel's IA-64 (Itanium)...
    9 KB (1,322 words) - 17:31, 17 March 2024
  • development environment/multimedia authoring software in the tradition of HyperCard and is based on the MetaCard engine. Its primary focus is on providing...
    5 KB (627 words) - 11:04, 8 August 2023
  • Thumbnail for Gayle Jennings-O'Byrne
    first feature-length computer-animated film". SUNWORLD. "SMCC Introduces hyperSPARC SPARCstation". Dimon, James; Case, Steve. "Talent is distributed equally...
    9 KB (776 words) - 12:58, 19 December 2024
  • one pipeline. The Oracle Corporation SPARC T3 has eight fine-grained threads per core; SPARC T4, SPARC T5, SPARC M5, M6 and M7 have eight fine-grained...
    21 KB (2,450 words) - 00:49, 19 April 2025
  • Fujitsu (its ARM-based CPU used in top supercomputer, still also sells its SPARC-based servers) Hitachi (its own designs and ARM) Hygon Information Technology...
    28 KB (1,990 words) - 15:38, 27 March 2025
  • SPECint2006, the CPUs include Intel and AMD x86 & x86-64 processors, Sun SPARC CPUs, IBM Power CPUs, and IA-64 CPUs. This range of capabilities, specifically...
    6 KB (645 words) - 09:27, 5 August 2024
  • Thumbnail for Register file
    architectures with speculative execution. This design was later adapted by SPARC, MIPS and some of the later x86 implementations. The MIPS uses multiple...
    28 KB (4,271 words) - 06:42, 2 March 2025
  • Thumbnail for Multi-core processor
    VLIW processor. UltraSPARC IV and UltraSPARC IV+, dual-core processors. UltraSPARC T1, an eight-core, 32-thread processor. UltraSPARC T2, an eight-core,...
    52 KB (5,788 words) - 13:11, 14 May 2025
  • Thumbnail for Weitek
    the early 1990s they also introduced the SPARC POWER μP (as in "power-up"), a pin-compatible version of the SPARC processor. The μP could be dropped into...
    9 KB (909 words) - 07:58, 19 May 2025
  • Thumbnail for Opticks (software)
    video (motion imagery), synthetic aperture radar (SAR), multi-spectral, hyper-spectral, and other types of remote sensing data. Opticks supports processing...
    8 KB (561 words) - 16:51, 11 September 2024
  • Hypervisor (redirect from Hyper visor)
    operating system: the hypervisor is the supervisor of the supervisors, with hyper- used as a stronger variant of super-. The term dates to circa 1970; IBM...
    25 KB (2,946 words) - 15:04, 21 February 2025
  • Thumbnail for Fully Buffered DIMM
    direction for servers". Sun Microsystems used FB-DIMMs for the Niagara II (UltraSparc T2) server processor. Intel's enthusiast system platform Skulltrail uses...
    14 KB (1,551 words) - 09:43, 14 May 2024
  • Thumbnail for CPU multiplier
    50 or 66 MHz on a 25 or 33 MHz bus the Weitek SPARC POWER μP, a clock-doubled 80 MHz version of the SPARC processor that one could drop into the otherwise...
    7 KB (890 words) - 11:28, 19 August 2024