The front-side bus (FSB) is a computer communication interface (bus) that was often used in Intel-chip-based computers during the 1990s and 2000s. The...
20 KB (1,820 words) - 09:40, 27 May 2025
back-side bus along with a front-side bus (FSB), the design is said to use a dual-bus architecture, or in Intel's terminology Dual Independent Bus (DIB)...
4 KB (404 words) - 15:33, 3 December 2023
decoder Bus contention Bus error Bus mastering Communication endpoint Computer port (hardware) Control bus Crossbar switch Memory address Front-side bus (FSB)...
31 KB (3,941 words) - 11:43, 23 May 2025
The Runway bus is a front-side bus developed by Hewlett-Packard for use by its PA-RISC microprocessor family. The Runway bus is a 64-bit wide, split transaction...
3 KB (411 words) - 06:15, 15 July 2023
Variants Pentium 955 EE – 3.46 GHz, 1066 MHz front-side bus Pentium 965 EE – 3.73 GHz, 1066 MHz front-side bus Nocona Introduced 2004 Irwindale Introduced...
199 KB (13,736 words) - 22:13, 25 May 2025
HyperTransport (category Computer buses)
technology[clarification needed]—a wider range of RAM speeds on a common CPU bus than any Intel front-side bus. Intel technologies require each speed range of RAM to have...
21 KB (2,371 words) - 17:47, 2 November 2024
available in large quantities later in 1997. These CPUs had a 66 MHz front-side bus and were initially used on motherboards equipped with the aging Intel...
23 KB (2,519 words) - 08:30, 1 June 2025
clock and was accessed via its own 64-bit back-side bus, allowing the processor to service both front-side bus requests and cache accesses simultaneously...
49 KB (4,986 words) - 09:03, 28 May 2025
single local bus to the DIB, using the external front-side bus to the main system memory and I/O devices, and the internal back-side bus to the L2 CPU...
13 KB (1,648 words) - 08:39, 27 May 2025
NetBurst (section Quad-Pumped Front-Side Bus)
the Core 2. The Northwood and Willamette cores feature an external Front Side Bus (FSB) that runs at 100 MHz which transfers four bits per clock cycle...
16 KB (1,648 words) - 01:48, 3 January 2025
Pentium III "Coppermine" core. The "Cascades" Xeon used a 133 MT/s front side bus and relatively small 256 kB on-die L2 cache resulting in almost the...
115 KB (7,773 words) - 05:30, 17 March 2025
CPU multiplier (redirect from Bus/core ratio)
clock of 3.6 GHz. The external address and data buses of the CPU (often collectively termed front side bus (FSB) in PC contexts) also use the external clock...
7 KB (890 words) - 11:28, 19 August 2024
run reliably at 450 MHz. This was achieved by simply increasing the front-side bus (FSB) clock rate from the stock 66 MHz to the 100 MHz clock of the Pentium...
56 KB (6,085 words) - 20:51, 28 March 2025
the operating clock frequency of computer memory in accordance with front side bus (FSB) frequency, if the memory system is dependent on FSB clock speed...
5 KB (777 words) - 17:09, 9 June 2022
but sometimes to allow for underclocking in order to maintain the front side bus speed (on older CPUs) compatibility with certain motherboards. Unlocking...
48 KB (5,969 words) - 19:27, 22 March 2025
Type can be Front side bus (FSB), HyperTransport (HT), Unified Media Interface (UMI), or PCI Express (PCIe). "Am386 SX/SXL/SXLV" (PDF). Advanced Micro...
51 KB (298 words) - 02:04, 19 March 2025
range is the last flagship range of Intel desktop processors to use a front-side bus (FSB). The introduction of Core 2 relegated the Pentium brand to the...
17 KB (1,159 words) - 18:43, 26 May 2025
communicate with each other at data rates expected of the traditional front-side bus (FSB) technology running from 400 MT/s to 1600 MT/s, while maintaining...
4 KB (510 words) - 17:16, 8 June 2024
Intel Dynamic Front Side Bus Frequency Switching: Supported by E1, G0, G2, M0 Steppings Socket P processors can throttle the front-side bus (FSB) anywhere...
497 KB (14,118 words) - 16:45, 30 May 2025
945GM chipset, with Intel's GMA 950 integrated graphics on a 667 MHz front side bus. Later revisions of the MacBook moved to the 64-bit Core 2 Duo processor...
65 KB (4,031 words) - 20:04, 27 April 2025
PowerPC 970 (section Buses)
512 KB of full-speed L2 cache and clock speeds from 1.6 to 2.0 GHz. The front side bus runs at half the processor's clock speed. The PowerPC 970FX has a 90 nm...
16 KB (1,699 words) - 20:22, 25 August 2024
Technology. Improved, higher bandwidth front side bus (FSB), with three times the capacity of the existing bus design. It is meant to be at system level...
6 KB (689 words) - 15:14, 6 August 2024
pinout 5 or 3.3 volts L1 Cache 32 kB (16 kB + 16 kB) 63 MHz on 25 MHz front side bus (25 × 2.5) PODP5V83 Introduced September 1995 234 pins, P24T pinout...
13 KB (1,551 words) - 06:23, 27 April 2025
dies) in a multi-chip module clocked at CPU-speed Socket: Socket 8 Front-side bus: 60 and 66 MHz VCore: 3.1–3.3 V Fabrication: 0.50 μm or 0.35 BiCMOS...
35 KB (4,271 words) - 17:15, 27 May 2025
contains a "front side bus replacement block" that connects the CPU and GPU internally in exactly the same manner as the front side bus would have done...
11 KB (936 words) - 06:21, 10 April 2025
impact of higher power consumption on the deeper pipeline design. A front-side bus using a variant of Gunning transceiver logic to enable four discrete...
15 KB (1,545 words) - 12:10, 6 February 2025
between micro-chips, including DDR SDRAM, SGI XIO interface, Intel Front Side Bus for the x86 and Itanium processors, HyperTransport, SPI-4.2 and many...
5 KB (751 words) - 16:45, 20 July 2024
original Duron was introduced with a 100 MHz (effectively 200 MHz) front-side bus – the same as the then current Socket A Athlons. Later with the introduction...
11 KB (1,219 words) - 17:04, 25 May 2025
100 MHz front side bus, Pentium II CPUs were able to scale better in performance by reducing the difference between processor clock and bus speed. The...
7 KB (906 words) - 22:26, 24 May 2022
older personal computers. It is connected directly to a CPU via the front-side bus (FSB), and is usually used in conjunction with a slower southbridge...
11 KB (1,289 words) - 20:07, 31 May 2025